Dynamically Reconfigurable FIR Filter Architectures with Fast Reconfiguration

Martin Kumm, Konrad Möller and Peter Zipf

University of Kassel, Germany

FIR FILTER

- Fundamental component in digital signal processing
- Computationally complex due to numerous multiply/ accumulate operations



WHY RECONFIGURATION?

- Many applications require the change of coefficients...
 - ...but only from time to time
 - ⇒ Possibility to reduce complexity



METHODS OF RECONFIGURATION

- 1. Integrating multiplexers into the design
- 2. Partial reconfiguration (e.g., using ICAP)
- 3. Reconfigurable LUTs

MULTIPLEXER BASED RECONFIGURATION



x·{815,621,831,105} [Faust et al. '10] Multiplexers are integrated in add/shift networks

- Extremly fast reconfiguration (single clock cycle)
- Only a limited set of coefficients possible!

PARTIAL RECONFIGURATION



Partial regions of the FPGA are reconfigured via ICAP

☺ Least resources

⊙ Arbitrary coefficients...

... but synthesis needed for each coefficient set

 \odot Slow reconfiguration ($\approx \mu s/ms$)!

RECONFIGURABLE LUTS

- Changing the LUT content only
- Routing has to be fixed
- First academic tool available (TLUT flow, [Bruneel et al. '11])
- \bigcirc Fast reconfiguration (a few clock cycles, ≈ns/µs)
- ③ Arbitrary coefficients...
- ② ... but (again) synthesis needed for each coefficient set
- ⇒ Not, if a generic architecture is transformed to fixed routing

RECONFIGURABLE LUTS

FPGA components to realize reconfigurable LUTs

- Older Xilinx FPGAs (Virtex 1-4): Shift-Register LUT (SRL16)
- Newer Xilinx FPGAs (Virtex 5/6, Spartan 6, 7-Series): CFGLUT5 (similar to SRLC32E but with two output functions)
- Other FPGA vendors:
 Distributed RAM or block RAM



METHODS OF RECONFIGURATION

- Integrating multiplexers into the design
 ⇒ Logic fixed, routing flexible
- 2. Partial reconfiguration (e.g., using ICAP)
 ⇒ Logic flexible, routing flexible
- 3. Reconfigurable LUTs⇒ Logic flexible, routing fixed

LUT BASED FIR FILTER

- Two well-known methods that employ LUTs in a fixed structure, suitable for FIR filters:
 - Distributed Arithmetic [Crosisier et al. '73] [Zohar '73] ...
 ... [Kumm et al. '13]
 - 2. LUT based multipliers [Chapman '96] [Wiatr et al. '01]

The main question is:

"Which architecture performs best?"

DISTRIBUTED ARITHMETIC

y =

- Main idea is rearranging the underlying inner product
 - Resulting function (realized as LUT) is identical for each bit *b*
- ⇒ Less configuration memory

$$\mathbf{c} \cdot \mathbf{x} = \sum_{n=0}^{N-1} c_n x_n$$

= $\sum_{n=0}^{N-1} c_n \sum_{b=0}^{B_x - 1} 2^b x_{n,b}$
= $\sum_{b=0}^{B_x - 1} 2^b \sum_{n=0}^{N-1} c_n x_{n,b}$
= $f(\tilde{x}_i^N)$ (LUT)

$$\tilde{x}_b^N = (x_{0,b}, x_{1,b}, \dots, x_{N-1,b})^T$$

DISTRIBUTED ARITHMETIC OVERALL ARCHITECTURE



DISTRIBUTED ARITHMETIC MAPPING TO CFGLUT5



LUT MULTIPLIER FIR FILTER

Basic Idea: Split a multiplication into smaller chunks which fit into the FPGA LUT:



LUT MULTIPLIER MAPPING TO CFGLUT5



LUT MULTIPLIER OVERALL ARCHITECTURE



CONTROL ARCHITECTURE



RESOURCE COMPARISON

Distributed Arithmetic	LUT Multiplier FIR			
$B_x + 1$ LUTs with M inputs	M LUTs with B_x inputs			
CFGLUTs: $(B_x + 1) \lceil M/4 \rceil \lceil B_c/2 + 1 \rceil$ $\approx \frac{1}{4} (B_x + 1) M (B_c/2 + 1)$	CFGLUTs: $M \left[B_x/4 \right] \left[B_c/2 + 2 \right]$ $\approx \frac{1}{4} B_x M (B_c/2 + 2)$			
$M = \lceil N/2 \rceil$: No. of unique taps				
B_x/B_c : input/coefficient bit width				

RESOURCE COMPARISON

Distributed Arithmetic	LUT Multiplier FIR			
$B_x + 1$ LUTs with M inputs	M LUTs with B_x inputs			
CFGLUTs:	CFGLUTs:			
$(B_x+1)\left\lceil M/4\right\rceil\left\lceil B_c/2+1\right\rceil$	$M\left\lceil B_{x}/4\right\rceil \left\lceil B_{c}/2+2\right\rceil$			
$\approx \frac{1}{4}(B_x+1)M(B_c/2+1)$	$\approx \frac{1}{4} B_x M(B_c/2 + 2)$			
Surprisingly, CFGLUT requirements are very similar!				

RESOURCE COMPARISON

Distributed Arithmetic	LUT Multiplier FIR		
Adders:	Adders:		
$M + B_x + (B_x + 1) \left\lceil M/4 \right\rceil$	$2M - 1 + M \left\lceil B_x / 4 \right\rceil$		

⇒ So, LUT multiplier based FIR filters are better when...

$$2M - 1 + MB_x/4 < M + B_x + (B_x + 1)M/4$$

$$\vdots$$

$$\frac{3}{4}M - 1 < B_x$$

...,i.e., the input word size B_x is greater than approximately half the number of coefficients $M = \lceil N/2 \rceil$

RESULTS: 1ST EXPERIMENT

- Synthesis experiment for Virtex 6
- Nine benchmark filters with length *N*=6...151
- Input word size $B_x \in \{8, 16, 24, 32\}$

- \Rightarrow Very fast reconfiguration times: 49...106 ns
- ⇒ High clock frequencies: 472 MHz/494 MHz (DA/LUT mult.)

RESULTS: 1ST EXPERIMENT

LUT Multiplier improvement compared to DA:



As expected, the LUT multiplier architecture is best for low N

RESULTS: 1ST EXPERIMENT



Choosing the right architecture can save up to 40% slices

- Comparison with partial reconfiguration via ICAP
- Ten different filters with *N*=41 were highly optimized using PMCM optimization RPAG [Kumm et al. '12]

Method	S [bit]	Slices	$f_{\rm clk} [{\rm MHz}]$	$T_{\rm rec} [{\rm ns}]$
RPAG with ICAP	746496	502569	386.7448.8	233280
Reconf. FIR DA	1920	1071	521.9	61.3
Reconf. FIR LUT	14784	1108	487.8	65.6
	1			

Configuration memory is reduced by a factor of 1/388 (DA) and 1/50 (LUT Mult.) ☺

- Comparison with partial reconfiguration via ICAP
- Ten different filters with *N*=41 were highly optimized using PMCM optimization RPAG [Kumm et al. '12]

Method	S [bit]	Slices	$f_{\rm clk}$ [MHz]	$T_{\rm rec} [{\rm ns}]$
RPAG with ICAP Reconf. FIR DA Reconf. FIR LUT	$746496 \\ 1920 \\ 14784$	502569 1071 1108	386.7448.8 521.9 487.8	$233280 \\ 61.3 \\ 65.6$
		1		

Slice requirements are roughtly doubled \otimes

- Comparison with partial reconfiguration via ICAP
- Ten different filters with *N*=41 were highly optimized using PMCM optimization RPAG [Kumm et al. '12]

Method	S [bit]	Slices	$f_{\rm clk} [{\rm MHz}]$	$T_{\rm rec} [{\rm ns}]$
RPAG with ICAP Reconf. FIR DA	$746496 \\ 1920$	$502\dots 569$ 1071	386.7448.8 521.9	2 33280 61.3
Reconf. FIR LUT	14784	1108	487.8	65.6
			1 1	

Perfomance is similar

- Comparison with partial reconfiguration via ICAP
- Ten different filters with *N*=41 were highly optimized using PMCM optimization RPAG [Kumm et al. '12]

Method	S [bit]	Slices	$f_{\rm clk} [{\rm MHz}]$	$T_{\rm rec} [{\rm ns}]$
RPAG with ICAP	746496	$502 \dots 569$	386.7448.8	233280
Reconf. FIR DA	1920	1071	521.9	61.3
Reconf. FIR LUT	14784	1108	487.8	65.6
				1

Reconfiguration time is drastically reduced by a factor of 1/3556! ☺

CONCLUSION

- Two different reconfigurable FIR filter architectures for arbitrary coefficient sets were analyzed
- Both are implemented using reconfigurable LUTs (CFGLUTs)
- The LUT multiplier architecture typically needs less slices when input word size is greater than approx. half the number of coefficients (and vice versa)
- Both architectures offer reconfiguration times of about 3500 times faster than partial reconfiguration using ICAP
 - This is paid by twice the number of slice resources

RECOSOC CONCLUSION

If you have a reconfigurable FPGA circuit which allows a fixed routing:

Use reconfigurable LUTs!

THANK YOU!