



Simulation Framework for Cycle-Accurate RTL Modeling of Partial Run-Time Reconfiguration in VHDL


Simen Gimle Hansen, Dirk Koch and Jim Tørresen

Contact: jimtoer@ifi.uio.no or simenha@ifi.uio.no



UNIVERSITY
OF OSLO

Context Switching Reconfigurable Hardware for Communication Systems (COSRECOS)



Methodologies


- Temporal module placement
- Analysis
- Partial reconfiguration

Documentation

- Tutorials
- Labs
- Design examples



Applications & reconfigurable systems



Tools

- Floorplanning & constraining
- Bitstream assembly
- System generation

OS4RC

- HW/SW interfaces & drivers
- Management
- Diagnosis



Context Switching Reconfigurable Hardware for Communication Systems (CoSReCoS)

People

PhD students Alexander Wold, Simen G. Hansen and Christian Beckoff
Postdoc Dirk Koch
Project manager Jim Torresen

Website (Google for "CoSReCoS")

<http://www.mn.uio.no/ifi/english/research/projects/cosrecos/>

UiO : Department of informatics

The Faculty of Mathematics and Natural Sciences

Search in Department of Informatics

Home Research Studies Student life Services and tools About the department People

Research

Research projects

CoSReCoS

- News
- Project Details
- Publications
- Contact
- Master-projects at CoSReCoS
- Conferences
- Tools and downloads

Context Switching Reconfigurable Hardware for Communication Systems (CoSReCoS)

FPGA / ASIC: run in space

Software: run in time

COSRECOSS

Much of the focus on computer hardware is on the speed and performance of the latest processors. In parallel to this development, reconfigurable logic devices (Field

Contact

Visiting address
Veglaboratoriet, 5th level
Gaufstadsalleen 25
0851 Oslo
(Directions)

Postal address
Dept. of Informatics
University of Oslo
P.O. Box 1080 Blindern
N-0316 OSLO
NORWAY

Telefon, E-post
+47 22 84 16 90 (phone Jim)
E-post: jimtoer (at) ifi.uio.no
+47 22 84 42 42 (phone Dirk)
E-post: koch (at) ifi.uio.no



UNIVERSITY
OF OSLO

Simulation Framework for Cycle-Accurate RTL Modeling of Partial Run-Time Reconfiguration in VHDL

- Partial Run-Time Reconfiguration
 - Slow adaptation in industry
 - Lack of good design tools and design flows
 - No easy way to simulate
 - Simulation is important for product development
- This paper proposes:
 - A simulation framework for cycle-accurate functional modeling and verification of partial run-time reconfiguration at the Register Transfer Level (RTL) in VHDL

9 July 2013


4



UNIVERSITY
OF OSLO


Simulation Framework for Cycle-Accurate RTL Modeling of Partial Run-Time Reconfiguration in VHDL

- Xilinx ICAP (Internal Configuration Access Port) port :




Simulation Framework for Cycle-Accurate RTL Modeling of Partial Run-Time Reconfiguration in VHDL

- Xilinx bitstream format :



Simulation Framework for Cycle-Accurate RTL Modeling of Partial Run-Time Reconfiguration in VHDL


- Simulation Framework Features:
 - Using real bitstreams
 - Support for Island-based and Slot-based partial reconfiguration styles:
 - Support for module relocation



9 July 2013


Simulation Framework for Cycle-Accurate RTL Modeling of Partial Run-Time Reconfiguration in VHDL

- Partial reconfiguration styles :




Simulation Framework for Cycle-Accurate RTL Modeling of Partial Run-Time Reconfiguration in VHDL

- Reconfiguration Controller
 - Parses and tracks the bitstream
 - Cycle-accurate based on extracted timing information (Xilinx Chipscope)
 - Keeps track of active and deactivated modules



Simulation Framework for Cycle-Accurate RTL Modeling of Partial Run-Time Reconfiguration in VHDL

- Reconfigurable Region Wrapper
 - Module Repository
 - Crossbar Multiplexer
 - Isolation and Error Injection Logic



Simulation Framework for Cycle-Accurate RTL Modeling of Partial Run-Time Reconfiguration in VHDL

Collecting Reconfiguration Timing Data:

- Cycle-accurate RTL Modeling achieved by extracting actual timing data from physical device using **Chipscope** (Digilent Atlys Spartan-6 XC6SLX45)
- Different logic resource types investigated (CLBs, DSP48, BRAM)
- BRAMs found to have "worst case timing" for deactivation and reactivation

9 July 2015

11




UNIVERSITY
OF OSLO


Simulation Framework for Cycle-Accurate RTL Modeling of Partial Run-Time Reconfiguration in VHDL

- Reconfiguration Controller
 - Controls the activation and deactivation of incoming and outgoing reconfigurable modules
 - Controls the Crossbar Multiplexer and Isolation and Error Injection Logic in the Reconfigurable Region wrapper
 - Supports :
 - Island-based and Slot-based reconfiguration styles
 - Multiple reconfiguration region
 - Module relocation

Signals to/from static system



Configuration bitstream



10 July 2015

13

Simulation Framework for Cycle-Accurate RTL Modeling of Partial Run-Time Reconfiguration in VHDL

- Reconfiguration sequence :



Bitstream Data	Description
0xNNFF	Module identifier NN
0xFFFF	Dummy word
:	:
0xFFFF	Dummy word
0xAA99	SYNC MSB Word
0x5566	SYNC LSB Word
0xFFFF	Initialization commands
0xFFFF	
0x3022	Write FAR
0xFFFF	FAR MAJ Address
0xFFFF	FAR MIN Address

Simulation Framework for Cycle-Accurate RTL Modeling of Partial Run-Time Reconfiguration in VHDL


Bitstream Data	Description
0x30A1 0x0001	Write CMD Register Command WCFG
0x5060 0xFFFF 0xFFFF	Write FDRI FDRI MSB Value FDRI LSB
0xFFFF : 0xFFFF	First Configuration Data : Last Configuration Data
0xFFFF 0xFFFF	32-bit CRC MSB Value 32-bit CRC LSB Value

Simulation Framework for Cycle-Accurate RTL Modeling of Partial Run-Time Reconfiguration in VHDL

Bitstream Data		Description
if	0x3022 0xFFFF 0xFFFF	Write Next FAR Address FAR MAJ Address FAR MIN Address Loop back to Write FDRI
else	0x30A1 0x0003	Write CMD Register Command LFRM
	0x3002 0xFFFF 0xFFFF	Write CRC Check Register 32-bit CRC MSB Value 32-bit CRC LSB Value
	0x30A1 0x000D	Write CMD Register Command DESYNC
	0x2000 : 0x2000	NOP : NOP


Simulation Framework for Cycle-Accurate RTL Modeling of Partial Run-Time Reconfiguration in VHDL

- Case Study
 - CPU with Reconfigurable Instruction Set Extension



Simulation Framework for Cycle-Accurate RTL Modeling of Partial Run-Time Reconfiguration in VHDL

- Simulation :



Examples of Errors Found in Case Study

- Isolation being too late during reconfiguration and too early reconnection after reconfiguration (injected "X" from the reconfigurable region to the static part)
- Timing and proper reset of the newly incoming reconfigurable module.

Simulation Framework for Cycle-Accurate RTL Modeling of Partial Run-Time Reconfiguration in VHDL

Summary:

- Simulation framework for functional modeling and verification of partial run-time reconfiguration in VHDL at the RTL
- Cycle-accurate modeling
- Uses real bitstreams
- Supports Island-based and Slot-based reconfiguration styles
- Supports module relocation

9 July 2013

20



UNIVERSITY
OF OSLO